

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Oleg Awsienko et al.

Examiner:

Inder P. Mehra

Serial No .:

10/005,895

Group Art Unit:

2617

Filed:

November 02, 2001

Docket:

884.660US1

Title:

HIERARCHICALLY ORTHOGONAL SWITCHING FABRIC

INFORMATION DISCLOSURE STATEMENT

MS RCE Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 et. seq., the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants request that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicants with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Information Disclosure Statement.

Title: HIERARCHICALLY ORTHOGONAL SWITCHING FABRIC

The Examiner is invited to contact the Applicants' Representative at the below-listed telephone number if there are any questions regarding this communication.

Pursuant to 37 C.F.R. 1.98(a)(2), Applicant believes that copies of cited U.S. Patents and Published Applications, and Non-Published Applications identifiable by USPTO Serial Number, are no longer required to be provided to the Office. Notification of this change to this effect was provided in the United States Patent and Trademark Office OG Notices dated October 12, 2004 and October 19, 2004. Thus, Applicant has not included copies of any US Patents or US Patent Applications identifiable by serial number that may be cited with this submission. Should the Office require copies to be provided, Applicant respectfully requests that notice of such requirement be directed to Applicant's below-signed representative. Applicant acknowledges the requirement to submit copies of foreign patent documents and non-patent literature in accordance with 37 C.F.R. 1.98(a)(2).

Respectfully submitted,

OLEG AWSIENKO ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. Box 2938 Minneapolis, MN 55402 612-371-2132

MARCH 51

Robert B. Madden Reg. No. 57,521

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: MS RCE, Commissioner for Patents, P.O. Box 1450, Alexendria, VA 22313-1450 on this _ 5^{1/2} 2007.

Amy moriarty

Signature

PTO/SB08A(10-01)
Approved for use through 103/1/202, OMB 651-0031
US Patient & Trademark Office: U.S. DEPARTMENT of COMMERCE
Under the Paperwork Reduction Act of 1985, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Substitute for form 1449A/PTO Complete if Known INFORMATION DISCLOSURE **Application Number** 10/005,895 STATEMENT BY APPLICANT November 2, 2001 (Use as many sheets as necessary) **Filing Date First Named Inventor** Awsienko, Oleg **Group Art Unit** 2617 **Examiner Name** Mehra, Inder Attorney Docket No: 884.660US1

MAR 0 8 2007

OTHER DOCUMENTS NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
		LAW, K. L., et al., "A large scalable ATM multicast switch", <u>IEEE Journal on Selected Areas in Communications</u> , 15(5), (1997),844-854	
		MARCUS, W. S., et al., "A CMOS Batcher and banyan chip set for B-ISDN", 1990 IEEE International Solid-State Circuits Conference, 1990. Digest of Technical Papers. 37th ISSCC., (1990),32-33, 258	
		MARCUS, W. S., "A CMOS Batcher and Banyan chip set for B-ISDN packet switching", IEEE Journal of Solid-State Circuits, 25(6), (1990),1426-1432	

EXAMINER